



# IM3 (Jolie) Discrete 256M




VER : 1B





INDEX	
Page#	Description
1	Block Diagram
2	Front Page
3-4	Penryn (CPU)
5-14	MCP79 (NB+SB+CKG)
15-16	DDRIII SO-DIMM(204P)
17-25	VGA (NB9M)
26	LCD CONN
27	CRT CONN
28	DeMux SW (SN75DP122)
29	HDMI & DP CONN
30	USB & eSATA & TV
31	HDD & ODD (SATA)
32	MINI-CARD (WLAN)
33	MINI-CARD (WPAN,WWAN)
34	Express Card
35	FAN & Thermal
36	SIO (ITE8512)
37	Flash ROM/ RTC/ CIR
38	KB/ CCD/ User Interface
39	LED
40-41	Card Reader & 1394
42-43	Audio CODEC(92HD73C)/ AMP/ Jack/ Subwoofer
45-46	LAN PHY (B5071)/ RJ45/ Transformer
47	System Reset Circuit
48	CHARGER (MAX8731)
49	CPU Core (ISL6266)
50	MCP79 CORE/ 1.05V (MAX17007)
51	DDR 1.5V/ 1.1V (TPS51116)
52	SYS 5V/ 3V(MAX17020)
53	NB9 Core (MAX8632)
54	GRAM_1.8V (TPS51117)
55	DCIN,Batt
56	RUN POWER SW
57	Debug Port (Mini PCI)
58	PAD & SCREW

Power States						
Power Rail	Control Signal	S0	S3	S4	S5	G3
+PWR_SRC	N/A	V	V	V	V	
+0.75V_DDR_VTT	RUN_ON	V				
+1.05V_VCCP	CPUVDD_EN	V				
+1.1V_GFX	+3.3V_NB9X	V				
+1.1V_GFX_PCIE	MXM_PWR_EN	V				
+1.1V_RMGT	SLP_RMGT#	V	V			
+1.1V_RUN	RUN_ON	V				
+1.1V_SUS	+3.3V_SUS	V	V			
+1.5V_RUN	RUN_ON	V				
+1.5V_DDR	SIO_SLP_S5#	V	V			
+1.8V_FBVDDQ	NB9_CORE_PWRGD	V				
+1.8V_RUN	RUN_ON	V				
+15V_ALW	+5V_ALW	V	V			
+3.3V_ALW	+5V_ALW2	V	V	V	V	
+3.3V_NB9X	MXM_PWR_EN	V				
+3.3V_RMGT	SLP_RMGT#	V	V			
+3.3V_RUN	RUN_ON	V				
+3.3V_SUS	SUS_ON	V	V			
+5V_ALW	5V_ALW_ON	V	V			
+5V_ALW2	+PWR_SRC	V	V	V	V	
+5V_HDD	HDDC_EN	V				
+5V_MOD	MODC_EN	V				
+5V_RUN	RUN_ON	V				
+GFX_PWR_SRC	RUN_ON	V				
+LCDVCC	EN_LCDVCC	V				
+MCP_CORE	RUN_ON	V				
+NB9_CORE	+3.3V_NB9X	V				
+RTC_CELL	N/A	V	V	V	V	V
+VCC_CORE	1.05V_VCCP_PWRGD	V				
+USB_RIGHT_PWR	USB_SIDE_EN#	V	V			
+USB_LEFT_PWR	USB_BACK_EN#	V	V			









#### Layout Notice:

##### Memory Data Signal Group

MCP79 BGA Breakout (<175ps): Route at 50 ohm impedance and 1.5x dielectric height spacing.

After Breakout: Route at 40 ohm impedance and 4x(Microstrip) or 3x(Stripline) dielectric spacing.

##### DIMM Fan-in (<90ps):

Route at 40 ohm impedance and 1.5x dielectric height spacing.

##### Memory Data Strokes

Route strokes differentially at 66 ohm impedance (42 ohm SE) and 5x dielectric height spacing to other signals.

##### Memory Clock Signal Group

MCP79 BGA Breakout (<90ps): Route at 50 ohm SE / 100 ohm differential impedance.

After Breakout: Route at 40 ohm SE / 66 ohm differential impedance and 5x dielectric height spacing to other signals.

##### Memory Address/Command/Control Signal Group

MCP79 BGA Breakout (<90ps): Route at 50 ohm impedance and 1.5x dielectric height spacing.

After Breakout: Route at 40 ohm impedance and 2x dielectric height to other signals and 3x dielectric spacing to other non-associated signals.

##### DIMM Fan-in (<90ps):

Route at 40 ohm impedance and 1.5x dielectric height spacing.



Title MCP79 (DDR3)		
Size	Document Number IM3 (XPS-Jolie)	Rev 1A
Date:	Thursday, March 20, 2008	Sheet 6 of 59




**+V\_VPLL**  
39mA with RUN rail

**+V\_PLL\_XREF\_XS**  
17mA with RUN rail


**+V\_PLL\_CORE**  
19mA with RUN rail

**+V\_PLL\_DP**  
12mA with RUN rail

1 x ferrite bead  
1 x 4.7uF X5R ceramic  
1 x 0.1uF X7R ceramic




**0102-Sun\_Change MEM\_COMP\_VDD & MEM\_COMP\_GND setting**  
MEM\_COMP\_VDD from +1.5V\_RUN to GND &  
MEM\_COMP\_GND from GND to +1.5V\_RUN





**Layout Notice:**  
1. 40.2  $\pm$ 1% ohm to +1.5V\_SUS less than 1 inch from MCP79 for DDR3.  
2. Route with 7 mils trace width and 8 mils spacing to termination resistor.

MEM\_COMP\_VDD  
MEM\_COMP\_GND




**4.3A with ALW rail for S0**  
318mA for S0 Idle

1 x 10uF ceramic  
9 x 0.1uF X7R ceramic



**PCIe Layout Notice:**  
**MCP79 BGA Breakout (<27ps):**  
 Route at 50 ohm impedance and 1.5x dielectric height spacing.  
**After Breakout:**  
 Route at 50 Signal end and 90 ohm differential.  
 Inter-pair spacing 4x (Microstrip) dielectric height spacing 3x (Stripline) dielectric height spacing.




0229\_Change R210 from 100k to 2.2k ohm  
 0314\_Change R210 from 100k to 1k ohm base on NV suggestion



482mA with RUN rail  
 1 x 4.7uF X5R ceramic  
 2 x 0.1uF X7R ceramic

0312-Sun\_Change footprint to normal short type "short40x18"


82mA with RUN rail  
 1 x ferrite bead  
 1 x 4.7uF X5R ceramic  
 1 x 0.1uF X7R ceramic




PCIe








1304mA with RUN rail  
 1x ferrite bead  
 1x 10uF  
 1 x 4.7uF X5R ceramic  
 2 x 1uF X5R ceramic  
 2 x 0.1uF X7R ceramic












Boot BIOS Strapping		
	HDA_SDATA_OUT	LPC_FRAME#
LPC BIOS	0	0
PCI BIOS	0	1
SPI BIOS(CS0)	1	0
SPI BIOS(CS1)	1	1





**SATA Layout Notice:**  
**BGA Breakout:**  
 Route differentially at normal impedance and 4 mils within pair and 6 mils to other signals. Maximum bracket distance is 400 mils of MCP79.  
**BGA Fan-out:**  
 Route differentially at normal impedance and 4 mils within pair and 10 mils to other signals. Maximum BGA bracket plus Fan-out distance is 500 mils.  
**After Bracket:**  
 Route at 100 ohm differential impedance (50 ohm SE) and 3x dielectric height spacing to other signals.  
 TX and RX intra-pair skew for a differential pair is 5 mils.



**Layout Notice:**  
 2.49K ohm to GND within 500 mils of MCP79.  
 Routing 8 mils spacing to resistor.





**USB Layout Notice:**  
**BGA Breakout:**  
 Route differentially at normal impedance and 4 mils within pair and 6 mils to other signals. Maximum bracket distance is 300 mils of MCP79.  
**BGA Fan-out:**  
 Route differentially at normal impedance and 4 mils within pair and 10 mils to other signals. Maximum BGA bracket plus Fan-out distance is 400 mils.  
**After Bracket:**  
 Route at 100 ohm differential impedance (50 ohm SE) and 4x dielectric height spacing (Microstrip) or 2x dielectric height spacing (Stripline) to other signals.  
 Each USB pair must be length matched to within 50 mil.

**USB**

- Left Side (froth)
- Left Side
- Combo (eSATA/USB)
- Mini Card (WLAN)
- Mini Card (WWAN)
- Mini Card (WPAN)
- Express Card
- Biometric
- Camera

0318-Sun\_change left USB port from port1 to port0











**+V\_PLL\_USB**  
 18mA with Run rail  
 1 x ferrite bead  
 1 x 4.7uF X5R ceramic  
 1 x 0.1uF X7R ceramic



**Layout Notice:**  
 909 ohm +-1% to GND within 1000 mil of MCP79.  
 Routing trace at least 8 mil wide to resistor.



COMPUTER			
Title MCP79 (SATA,USB)			
Size	Document Number IM3 (XPS-Jolie)		Rev 1A
Date:	Thursday, March 20, 2008	Sheet 11 of 59	







(Del JP11,JP12

Change Q57 from Si2304BDS-T1-E3 to FDN357N, Q58 from Si2304BDS-T1-E3 to Si2301BDS-T1-E3


Add Q? with 2N7002,R? with 10K)



Title MCP79 (GND)		
Size	Document Number IM3 (XPS-Jolie)	Rev 1B
Date:	Thursday, March 20, 2008	Sheet 14 of 59







CN19A  
DDR-AS0A62X-U2RN-204P  
SO\_DIMM204\_DDR3










12,16 SMB\_MEM\_SDA  
12,16 SMB\_MEM\_SCL

SM_MEM BUS ADDRESS	
SO-DIMM0	1010 000
SO-DIMM1	1010 001



CN19B  
DDR-AS0A62X-U2RN-204P  
SO\_DIMM204\_DDR3





**QUANTA COMPUTER**

Title: DDR3 SO-DIMM (204P)

Size: Document Number IM3 (XPS-Jolie) Rev 1A

Date: Thursday, March 20, 2008 Sheet 16 of 59

8 PCIE\_MTX\_GRX\_P[0..15]  
8 PCIE\_MTX\_GRX\_N[0..15]

1113-Sun\_Swap PEG for routing smooth.  
1115-Sun\_Follow NV's command to swap PEG for routing

8 CLK\_PCIE\_VGA  
8 CLK\_PCIE\_VGA#  
8,32,33,34 PE\_RESET#  
8,12 PE\_RESET\_MXM#

?\_To GFX PWM

53 GFX\_CORE\_CNTRL0  
53 GFX\_CORE\_CNTRL1

+3.3V\_NB9X  
19 GFX\_THERM\_ALERT#  
20,21 GDDR3\_VREF\_SW

+3.3V\_NB9X  
+3.3V\_NB9X

R108 43K/F  
R102 10K  
R116 5.1K/F  
R119 39K/F  
R104 2 39K/F

Place together.

JTAG I/F

T54 PAD

PART 1 OF 5

PCI - EXPRESS INTERFACE

GPIO

ROM\_CS#  
ROM\_SI  
ROM\_SO  
ROM\_SCLK

I2CH\_SCL  
I2CH\_SDA

BUFRST#

JTAG

NB9M  
PBGA533-NVIDIA-GEFORCE6250  
Footprint: BGA533-NVIDIA-NB9M-GS

Voltage Level shift

0311-Sun\_Reserve GFX\_THERM# to shutdown power.  
(Add Q18, R540)

PEX\_REFCLK  
PEX\_REFCLK#  
PEX\_RST#  
PEX\_TSTCLK\_OUT  
PEX\_TSTCLK\_OUT#  
PEX\_TERM#

0321-Step\_Change Resistor Value from 20K to 10K  
R110 2 10K  
R145 1 2 5.4K/F  
R106 1 2 15K/F  
+3.3V\_NB9X

VRAM Strap:ROM\_SI

ID	ROM_SI	Memory part
01	Pull down 20K	Samsung
02	Pull down 10K	Infineon
03		
04		

NC\_01  
NC\_02  
NC\_03  
NC\_04  
NC\_05  
NC\_06  
NC\_07  
NC\_08  
NC\_09  
NC\_10

C15  
D15  
E15  
F5  
J5  
T6  
AA6  
AC19  
AE9  
AG9

C142 1 2 0.1U/10V  
C155 1 2 0.1U/10V  
C163 1 2 0.1U/10V  
C171 1 2 0.1U/10V  
C139 1 2 0.1U/10V  
C128 1 2 0.1U/10V  
C181 1 2 0.1U/10V  
C190 1 2 0.1U/10V  
C191 1 2 0.1U/10V  
C201 1 2 0.1U/10V  
C172 1 2 0.1U/10V  
C179 1 2 0.1U/10V  
C222 1 2 0.1U/10V  
C215 1 2 0.1U/10V  
C224 1 2 0.1U/10V  
C230 1 2 0.1U/10V  
C213 1 2 0.1U/10V  
C203 1 2 0.1U/10V  
C247 1 2 0.1U/10V  
C239 1 2 0.1U/10V  
C232 1 2 0.1U/10V  
C237 1 2 0.1U/10V  
C290 1 2 0.1U/10V  
C296 1 2 0.1U/10V  
C301 1 2 0.1U/10V  
C309 1 2 0.1U/10V  
C248 1 2 0.1U/10V  
C259 1 2 0.1U/10V  
C271 1 2 0.1U/10V  
C286 1 2 0.1U/10V  
C264 1 2 0.1U/10V  
C268 1 2 0.1U/10V

1115-Sun\_Follow NV's command to swap PEG for routing smooth

GPIO USAGE

GPIO	I/O	ACTIVE	USAGE	Used
0	IN	N/A	NVGEM HOTPLUG DETECT	
1	IN	N/A	DVI/HDMI LINKC HOTPLUG DETECT	
2	OUT	HIGH	PANEL BACKLIGHT PWM	
3	OUT	HIGH	PANEL POWER ENABLE	
4	OUT	HIGH	PANEL BACKLIGHT ENABLE	
5	OUT	HIGH	NVDD ALTV0	
6	OUT	HIGH	NVDD ALTV1	
7	OUT	HIGH	FBVDD VID0	
8	IN	LOW	OVERTEMP ALERT	
9	OUT	LOW	THERMAL ALERT	
10	OUT	HIGH	DYNAMIC FB VREF GDDR3 ( not used for DDR2)	
11	OUT	HIGH	SLI SYNC0 (not used for GB1-64)	
12	IN	N/A	AC DETECT	
13	OUT	LOW	POWER SUPPLY CONTROL0	
14	OUT	HIGH	POWER SUPPLY CONTROL1	
15	IN	N/A	HPD_E	
16	IN	N/A	DVI_E	No
17	IN	N/A	HDMI_E	No
18	IN	N/A	DVI_F (not used)	No
19	IN	N/A	HDMI_F (not used)	No


QUANTA  
COMPUTER

Title  
VGA-NB9X GB1-64 (PCIE,PCIE POWER)


Size  
Document Number  
IM3 (XPS-Jolie)

Date: Friday, March 21, 2008  
Sheet 17 of 59






### THERMAL MONITOR






### SPREAD SPECTRUM


	S0
-1.75% (DOWN)	0
0.85% (CENTER)	1




0309-Sun\_Consider to change to R-pack ?



Reserve CRT for debug on first build.  
Remove all of parts except DACA\_VDD supply before QT.











BLANK PAGE FOR PAGE  
NUMBER SAME AS DISCRETE

1225-Sun\_Chenge Q26 from  
SI4812BDY to SI4800BDY-T1-E3.



**BLANK PAGE FOR PAGE  
NUMBER SAME AS DISCRETE**

**BLANK PAGE FOR PAGE  
NUMBER SAME AS DISCRETE**


QUANTA  
COMPUTER

Title

SizeDocument NumberIM3 (XPS-Jolie)Rev1A


Date: Thursday, March 20, 2008Sheet25 of 59

0112-Stanley: Change BOM for EOL issue (SI3456BDV).





**Populate R65 for DPST implementation only.**

**Populate R341 for platform without DPST support. No Stuff for Discrete DSPT support due to back up plan.**




**GND,VCC要用最粗的電子線**



WXGA 1280\*800=>70 MHz  
WXGA+ 1440\*900=>108 MHz  
WSXGA+ 1680\*1050=>120MHz  
WUXGA 1920\*1200=>166 MHz


**Address : A9H --Contrast**  
**AAH --Backlight**

**MBRAI specification of antenna gain is 10dBi@474MHz, -7dBi@698MHz, -5dBi@858MHz.**



**0319-Sun\_Pop 3.3P on LVDS bus for COMM team demand**

**Shunt capacitors on LVDS for improving WWAN.**




Title LCD CONN


Size	Document Number IM3 (XPS-Jolie)
------	------------------------------------

Date: Thursday, March 20, 2008 Sheet 26 of 59






Title CRT CONN		
Size	Document Number IM3 (XPS-Jolie)	Rev 1A
Date:	Thursday, March 20, 2008	Sheet 27 of 59




0314-Sun\_Fix DP issue:  
1. Add 1K pull down on AUX\_DP\_N  
2. Change MOSFET to BSS138


## Reserve For EMI



## HDMI CONNECTOR





## Reserve For EMI





## DISPLAY PORT CONNECTOR

0306-Sun\_Update DP footprint  
 "dp-2013656-2-20p-l-v-im3" (cut 0.4mm)







## USB POWER SW




**0306-Sun\_Add ESATA jump RES.**



## USB BUS SW




**0318-Sun\_change left USB port from port1 to port0**




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.


Place ESD diodes as close as USB connector.






## USB POWER SW




## USB CONN




## SATA HDD Connector




Place caps close to connector.




## SATA ODD Connector



0306-Sun\_Change to new footprint\_sata-47639-200-13p-I






Place caps close to connector.





Title SATA (HDD&CD ROM)		
Size	Document Number IM3 (XPS-Jolie)	Rev 1A
Date:	Friday, March 21, 2008	Sheet 31 of 59


**Reserved PAD for EMI**



## | Suport for WoW



**Place caps close to connector.**



Title	MINI-CARD (WLAN)
-------	------------------










Size	Document Number IM3 (XPS-Jolie)
------	------------------------------------

Rev  
1B

Date: Thursday, March 20, 2008

Sheet 32 of 59





Title	MINI-CARD (WWAN,WPAN)
-------	-----------------------


Size	Document Number
	IM3 (XPS-Jolie)

Rev	1
-----	---


Date: Friday, March 21, 2008

Sheet 33 of 5



# Express Card












**+1.5V\_CARD Max. 650mA, Average 500mA.**  
**+3V\_CARD Max. 1300mA, Average 1000mA.**




**PCI-Express TX and RX direct to connector.**









16Mbit (2M Byte), SPI



## RTC BATTERY



## Consumer IR



Title **FLASH & RTC**

Size	Document Number IM3 (XPS-Jolie)
------	------------------------------------

Rev  
1A


Date: Monday, March 24, 2008

Sheet 37 of 59


# 0306-Sun\_Change CN6 to 34pin "gb5rf341-1203-7f-34p-1" 0314-Sun\_Change CN6 to 32pin "gb5rf341-1203-7f-32p-1"

## BREATH\_PWRLED\_BOT:

Solid = System On, Normal Activity; "Breathing" = System in Standby; Off = System Off (or in Hibernete)




## Power Button




## 0311-Touch Pad:

1. Connect +3.3V\_ALW to TP connector on D/B.
2. Inform TP vendor to change design.

## Array Microphone & Camera




## KEYBOARD CONNECTOR



## Battery status

0313-Sun\_Change battery LED to Amber (3.3V/drive)  
(Remove Q68, R462, R460)




0229-Sun\_Remove BAT\_LED controlled by LID\_SW#  
[Del Q69 (2N7002), Q67 (DDTA114YUA); change R462 from 220 to 10K]


0229-Sun\_Del BAT\_LED2  
[Del R295,Q48,Q43 (2N7002) and Q46,Q47 (DDTA114YUA)]

0229-Sun\_Change PWRLED\_SW control same as PWRLED\_LOGO  
[Del U10 (TC7SZ04F), Q16 (2N7002)]

## Power LED\_LOGO




0306-Sun\_Add status LED/B connector



0229-Sun\_Remove LED control by LID\_SW#  
(Del R478,R477,Q75)

## Logo LED/B connector




0306-Sun\_Change Logo LED as BAT & PWR LED  
and change connector to 6pin\_HS62\_1909782-1

0319-Sun\_Update Footprint of  
Logo LED/B connector


0314-Sun\_Add short pad on GND of  
Logo LED/B connector for EMI request.

## HDD Activity LED




Flicker with HDD activity.

## WLAN




Turns On when WiFi  
radio is on.

## BT / UWB LED



Turns On when  
Bluetooth radio is on.

## WWAN




Turns On when  
WWAN radio is on.





Title LED		
Size	Document Number IM3 (XPS-Jolie)	Rev 1A
Date:	Thursday, March 20, 2008	Sheet 39 of 59



Place the power caps close to the relation pins.




Please place capacitors for VCC\_ROUTx as close to R5C833 as possible.



Place the power caps close to the relation pins.



GBRST# should be asserted only when system power supply is on.



10,57 PCI\_PAR  
10,57 PCI\_C\_BE3#  
10,57 PCI\_C\_BE2#  
10,57 PCI\_C\_BE1#  
10,57 PCI\_C\_BE0#

10 PCI\_REQ0#  
10 PCI\_GNT0#  
10,57 PCI\_FRAME#  
10,57 PCI\_IRDY#  
10,57 PCI\_TRDY#  
10,57 PCI\_DEVSEL#  
10,57 PCI\_STOP#  
10,57 PCI\_PERR#  
10,57 PCI\_SERR#


10,57 PCI\_RST#

10 CLK\_PCI\_PCCARD

10,57 PCI\_PME#

10,36,57 CLKRUN#

57 CLK\_PCI\_DEBUG



PCI AD31  
PCI AD30  
PCI AD29  
PCI AD28  
PCI AD27  
PCI AD26  
PCI AD25  
PCI AD24  
PCI AD23  
PCI AD22  
PCI AD21  
PCI AD20  
PCI AD19  
PCI AD18  
PCI AD17  
PCI AD16  
PCI AD15  
PCI AD14  
PCI AD13  
PCI AD12  
PCI AD11  
PCI AD10  
PCI AD9  
PCI AD8  
PCI AD7  
PCI AD6  
PCI AD5  
PCI AD4  
PCI AD3  
PCI AD2  
PCI AD1  
PCI AD0

REQ#  
GNT#  
FRAME#  
IRDY#  
TRDY#  
DEVSEL#  
STOP#  
PERR#  
SERR#

GBRST#  
PCIRST#


PCICLK

PME#

CLKRUN#

R5C833T\_V00

PCI / OTHER



Memory Stick Enable  
XD Card Enable  
Serial ROM disable  
SD Card Enable  
MMC Card Enable

1394 Interrupt  
Media card Interrupt





Cardreader for 8 in 1 controller

Size Document Number IM3 (XPS-Jolie) Rev 1A






Date: Thursday, March 20, 2008 Sheet 40 of 59






**Card Reader interface signal mapping**

PIN	SD	MMC	MS	XD
MDIO00	SD_CD#	MMC_CD#	MS_CD#	XD_CD#
MDIO01				XD_CD#
MDIO02	SD_WP#	MMC_PWR	MS_PWR	XD_R/B#
MDIO03	SD_PWR0	MMC_PWR	MS_PWR	XD_PWR
MDIO04	SD_PWR1	MMC_PWR	MS_PWR	XD_PWR
MDIO05	SD_LED#	MMC_LED#	MS_LED#	XD_LED#
MDIO06	MTEST			
MDIO07	SD_CMD	MMC_CMD	MS_CMD	XD_CMD
MDIO08	SD_CLK	MMC_CLK	MS_CLK	XD_CLK
MDIO09	SD_D0	MMC_D0	MS_D0	XD_D0
MDIO10	SD_D1	MMC_D1	MS_D1	XD_D1
MDIO11	SD_D2	MMC_D2	MS_D2	XD_D2
MDIO12	SD_D3	MMC_D3	MS_D3	XD_D3
MDIO13	SD_D4	MMC_D4	MS_D4	XD_D4
MDIO14	SD_D5	MMC_D5	MS_D5	XD_D5
MDIO15	SD_D6	MMC_D6	MS_D6	XD_D6
MDIO16	SD_D7	MMC_D7	MS_D7	XD_D7
MDIO17				XD_D7
MDIO18				XD_D7
MDIO19				XD_D7






**Layout Note:**


- 1). The distance between Media Card Power Switch and Media Socket should be less than 2-inches.
- 2). The trace width for +3.3V\_RUN\_CARD should be 40MIL at least.
- 3). The GND trace for Media Card Socket should be 40MIL at least.





- MDIO17 XD-D7 MS-D7
- MDIO16 XD-D6 MS-D6
- MDIO15 XD-D5 MS-D5
- MDIO14 XD-D4 MS-D4
- MDIO13 SD-D3 XD-D3 MS-D3
- MDIO12 SD-D2 XD-D2 MS-D2
- MDIO11 SD-D1 XD-D1 MS-D1
- MDIO10 SD-D0 XD-D0 MS-D0
- MDIO05 XD\_WP#
- MDIO08 SD\_XD\_MS\_CMD
- MDIO19 XD\_ALE
- MDIO18 XD\_CE#
- MDIO02 SD\_WP# XDR\_B#
- MDIO03 SD\_CD#
- MDIO00 MS\_INS#
- MDIO01 SD\_XD\_MS\_CLK
- MDIO09 MC\_PWR\_CTRL\_0
- MDIO04 T44 PAD
- MDIO06
- MDIO07



**Layout Note:**  
Close to the Pin 34  
of Codec



**Layout Note:**  
Close to the Pin 13  
of Codec



## AZALIA (HD) CODEC

**Depop these for 92HD73C**

**Depop R403, R404, R409, and R411  
Pop R406, R407, R408, and R410  
for using 92HD71C1**

**0315-Sun\_Change to DMIC\_CLK  
damping to 22 ohm**


**Close to CODEC**




Title			Azalia CODEC
Size	Document Number	Rev	
	IM3 (XPS-Jolie)	1A	
Date:	Friday, March 21, 2008	Sheet	42 of 59

## INTERNAL SPEAKER AMP


0315-Sun\_Improve Dynamic Range.  
0320-StegChange AC coupling to 10U/10V







0310-Sun\_Improve Dynamic Range.  
Add R597,R598 w/2.2K




0310-Sun\_Improve Dynamic Range.  
Pop C452,C455 w/220P  
0315-Sun\_Improve Dynamic Range.  
Change C452,C455 to 330P




**Layout Note:**  
TPA 4411 : cannot connect EP to GND.  
The reason that we can't solder the pad to vdd or ground is because it is internally connected to VSS.



EMI Reserved




**Layout Note:**  
MAX9789A/TPA6040A : need to connect EP (exposed paddle) to GND.  
TPA 4411 : cannot connect EP to GND.  
MAX 4411: can connect EP to GND.



TPA6040A4  
QFN 32PIN

**Layout Note:**  
Place close to pin 18.


**Layout Note:**  
Place close TPA6040.



**Layout Note:**  
Place close pin 30.








## Headphone Jack








Title			AUDIO CONN
Size	Document Number	Rev	
	IM3 (XPS-Jolie)	1A	
Date:	Friday, March 21, 2008	Sheet	44 of 59

1. Use 50 ohm impedance for all trace.
2. Trace length matched to a tolerance of 9.8mm in order to keep the skew between signals less than 0.07ns.
3. The receive and transmit signals kept away from each other and other analog and clock signals to reduce crosstalk.




### 0319-Sun\_Pop\_AC termination on PHY\_XTALI for EMI

0312-Sun\_Remove R74  
on PHY\_XTALI.



**Layout Note:**  
Locate the RDAC resistor as close to the RDAC pin as possible and keep the trace between the pin and resistor and short and wide as possible.



Title	LAN Broadcom PHY B5071
-------	------------------------


Size	Document Number IM3 (XPS-Jolie)
------	------------------------------------

Date: Thursday, March 20, 2008

Sheet 45 of 59


## TRANSFORMER

**Layout Note:**  
Route TRD+/- pairs with 100 ohm differential trace impedance.






## RJ-45 Connector


0314-Sun\_Change RJ45 LED power to +3.3V\_RMGT for EMI request



Title		
LAN SWITCH		
Size	Document Number	Rev
	IM3 (XPS-Jolie)	1B
Date:	Friday, March 21, 2008	Sheet 46 of 59









VID2	VID1	VID0	+MCP_Core
L	L	L	+1.303V
L	L	H	+1.245V
L	H	L	+1.189V
L	H	H	+1.141V
H	L	L	+1.085V
H	L	H	+1.045V
H	H	L	+1.005V
H	H	H	+0.970V

0111-Rick: Change Votage table.

0314-Rick: Add PR202, PR203

0111-Rick: Change PR142, PR46.

0304- Change TDC , OCP.

TDC: 12.429A  
OCP: 17.756A

TDC: 1.785A  
OCP: 2.55A

TON1	PR73 = 200K
Frequency	297K

TON2	PR75 = 200K
Frequency	297K




QUANTA  
COMPUTER

Title MCP1.8V (MAX17007)			Rev 1B
Size IM3 (XPS-Jolie)	Document Number	Date Monday, March 24, 2008	
Sheet 50		of 59	
















TON	PR185=237K
Frequency	300K









#### Reserve discharge path




#### Reserve discharge path



#### Reserve discharge path



Title			RUN POWER SW
Size	Document Number	Rev	
	IM3 (XPS-Jolie)	1A	
Date:	Thursday, March 20, 2008	Sheet	56 of 59



1115-Sun\_Add Mini PCI CONN for BIOS debug

